

PROBLEM ADVISORY


1. TITLE MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 512K X 32-BIT (16M) WITH EMBEDDED EDAC, RADIATION-HARDENED LOW VOLTAGE SRAM, MONOLITHIC SILICON			2. DOCUMENT NUMBER SPO-2012-PA-0001		
4. MANUFACTURER NAME AND ADDRESS CAES 4350 CENTENNIAL BOULEVARD COLORADO SPRINGS, COLORADO 80907-3486			3. DATE (Year, Month, Date) 2012, October, 04		
8. CAGE CODE 65342			5. MANUFACTURER POINT OF CONTACT NAME Mike Leslie		
9. LDC START ALL		6. MANUFACTURER POINT OF CONTACT TELEPHONE (719) 594-8148			
10. LDC END ALL			7. MANUFACTURER POINT OF CONTACT EMAIL Mike.Leslie@cobhamaes.com		
13. BLANK			11. PRODUCT IDENTIFICATION CODE WC04 / WC05	12. BASE PART UT8ER512K32M/S	
			14. SMD NUMBER 5962-06261	15. DEVICE TYPE DESIGNATOR TYPE (01-06)	
			16. RHA LEVELS R	17. QML LEVEL Q, V	
			18. NON QML LEVEL HiRel, Protos	19. BLANK	
20. PROBLEM DESCRIPTION / DISCUSSION / EFFECT <p>The EDAC control register electrical performance characteristic parameter t_{AVCL} (Table 1A, sheet 10 of SMD: 5962-06261) min of 200ns is insufficient for reliable accesses to the EDAC control register settings. An incorrect test method resulted in inaccurate initial characterization data.</p>					
21. ACTION TAKEN / PLANNED <p>CAES' test methodology has been corrected. Device Characterization has been performed to verify compliance with the increased 400ns minimum specification. Additionally, parameters t_{CHAV} and t_{CLAX} specifications of 0ns minimum were added to clarify the EDAC control register sequence.</p> <p>CAES is working in coordination with DLA Land and Maritime to effect the changes referenced in this ADEPT to the SMD, which is currently at revision level B.</p> <p>The proposed list of SMD changes related to parameters t_{CHAV}, t_{CLAX}, and t_{AVCL} are appended to this GIDEP.</p> <p>Fielded units are guaranteed by design to meet these parameters, no field returns are planned.</p>					
22. DISPOSITIONARY RECOMMENDATION:		USE AS IS <input type="checkbox"/>	CONTACT MANUFACTURER <input type="checkbox"/>	REMOVE & REPLACE <input type="checkbox"/>	CHECK & <input checked="" type="checkbox"/> USE AS IS
23. ADEPT REPRESENTATIVE Timothy L. Meade		24. SIGNATURE 		25. DATE 04, October, 2012	

TABLE IA. Electrical performance characteristics (sheet 10)

Previous:

Test	Symbol	Test condition	Group A subgroups	Device Type	Limits		Units
					min	max	
Address valid to control low	t _{AVCL}		9,10,11	All	200		ns

Corrected:


Test	Symbol	Test condition	Group A subgroups	Device Type	Limits		Units
					min	max	
Address valid to control low	t _{AVCL}		9,10,11	All	400		ns

Added parameter to TABLE IA. Electrical performance characteristics (sheet 10)

Test	Symbol	Test condition	Group A subgroups	Device Type	Limits		Units
					min	max	
MBE high to address valid	t _{CHAV}		9,10,11	All	0		ns
MBE low to address invalid	t _{CLAX}		9,10,11	All	0		ns

FIGURE 5. Timing waveforms - Continued (sheet 22)


Previous:



Notes:

1. MBE is driven high by the user.
2. Lower 9 bits of the last address are used to read or configure the control register (see vendor data sheet)
3. SCRUB \geq V_{OH} before the start of the configuration cycle. Ignore SCRUB during configuration cycle.

Corrected:



Notes:

1. MBE is driven high by the user.
2. Lower 10 bits of the last address are used to read or configure the control register (see vendor data sheet)
3. $\overline{SCRUB} \geq V_{OH}$ before the start of the configuration cycle. Ignore \overline{SCRUB} during configuration cycle.
4. Device must see a transition to address 70000h coincident with or subsequent to MBE assertion.

EDAC Control register cycle